link管理
链接快照平台
- 输入网页链接，自动生成快照
- 标签化管理网页链接
相关文章推荐
|
爱看球的海龟 · 星际争霸1-神族黑暗圣堂武士语音 | 晚花行乐· 2 月前 · |
|
|
失落的啄木鸟 · 单相单极性SPWM逆变电路的Simulink ...· 3 月前 · |
|
|
深沉的烈马 · 亚光科技集团股份有限公司· 4 月前 · |
|
|
大鼻子的书包 · 国内娃娃|艺美娃娃 - ...· 8 月前 · |
|
|
才高八斗的茄子 · 《一年一度喜剧大赛》组合的爱情六部曲，你从哪 ...· 9 月前 · |
link管理
›
Survey on Redundancy Based-Fault tolerance methods for Processors and Hardware accelerators - Trends
|
谈吐大方的花卷
2 月前 |
Survey on Redundancy Based-Fault tolerance methods for Processors and Hardware accelerators - Trends in Quantum Computing, Heterogeneous Systems and Reliability
Article No.: 275, Pages
1
-
76
Abstract
Rapid progress in CMOS technology since the late 1990s has increased the vulnerability of processors toward faults. Subsequently, the focus of computer architects has shifted toward designing fault-tolerance methods for processor architectures. Concurrently, chip designers have encountered high-order challenges for designing fault-tolerant processor architectures. For processor cores, redundancy-based fault-tolerance methods for fault detection at the core, micro-architectural, thread, and software levels are discussed. Similar applicable redundancy-based fault-tolerance methods for cache memory and hardware accelerators are also presented in the article. Recent trends in fault-tolerant quantum computing and quantum error correction are also discussed. The classification of state-of-the-art techniques presented will help researchers organize their work on established lines.
Reference
[1]
G. E. Moore. 1998. Cramming more components onto integrated circuits.
Proc. IEEE
86
,
1 (1998), 82–85.
[2]
G. E. Moore. 2006. Lithography and the future of moore's law.
IEEE Solid-State Circ. Soc. Newslett.
11
,
3 (2006), 37–42.
[3]
F Pollack. 2023. Pollack's Rule of Thumb for Microprocessor and Area. Retrieved December 8, 2023 from
http://en.wikipedia.org/wiki/Pollack's_Rule
[4]
R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc. 1974. Design of ion-implanted MOSFET's with very small physical dimensions.
IEEE J. Solid-State Circ.
9
,
5 (1974), 256–268.
[5]
D. M. Tullsen, S. J. Eggers, and H. M. Levy, 1995. Simultaneous multithreading: Maximizing on-chip parallelism. In
Proceedings of the 22nd Annual International Symposium on Computer Architecture
. 392–403.
[6]
Xbit Labs. 2002. Intel Pentium 4 3.06 GHz CPU with Hyper-threading Technology: Killing Two Birds with a Stone…. Retrieved from
http://www.xbitlabs.com/articles/cpu/display/pentium4-3066.html
[7]
S. Borkar. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation.
IEEE Micro
25, 6 (2005), 10–16.
[8]
D. Gizopoulos, M. Psarakis, S. V. Adve, P. Ramachandran, S. K. S. Hari, D. Sorin, A. Meixner, A. Biswas, and X. Vera. 2011. Architectures for online error detection and recovery in multicore processors. In
Proceedings of the IEEE Design, Automation & Test in Europe
.
1–6.
[9]
J. Ray, J. C. Hoe, and B. Falsafi. 2001. Dual use of superscalar Datapath for transient-fault detection and recovery. In
Proceedings of the 34th ACM/IEEE International Symposium on Microarchitecture
.
214–224.
[10]
A. Parashar, S. Gurumurthi, and A. Sivasubramaniam. 2004. A complexity-effective approach to Alu bandwidth enhancement for instruction-level temporal redundancy. In
Proceedings of the 31st Annual International Symposium on Computer Architecture
. 376–386.
[11]
J. B. Nickel and A. K. Somani. 2001. REESE: A method of soft error detection in microprocessors. In
Proceedings of the IEEE International Conference on Dependable Systems and Networks
. 401–410.
[12]
M. A. Gomaa and T. N. Vijaykumar. 2005. Opportunistic transient-fault detection. In
Proceedings of the 32nd IEEE International Symposium on Computer Architecture
.
172–183.
[13]
S. Shyam, K. Constantinides, S. Phadke, V. Bertacco, and T. Austin. 2006. Ultra low-cost defect protection for microprocessor pipelines.
ACM SIGARCH Comput Arch. News
34
,
5 (2006), 3–82.
[14]
A. Meixner, M. E. Bauer, and D. Sorin. 2007. Argus: Low-cost, comprehensive error detection in simple cores. In
Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
. 210–222.
[15]
J. S. Hu, G. M. Link, J. K. John, S. Wang, and S. G. Ziavras. 2005. Resource-driven optimizations for transient-fault detecting superscalar microarchitectures. In
Proceedings of the 10th Asia-Pacific Conference on Advances in Computer Systems Architecture
. 200–214.
[16]
J. Soman, N. Miralaei, A. Mycroft, and T. M. Jones. 2015. REPAIR: Hard-error recovery via re-execution. In
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
. 76–79.
[17]
D. Bernick, B. Bruckert, P. D. Vigna, D. Garcia, R. Jardine, J. Klecka, and J. Smullen. 2005. NonStop advanced architecture. In
Proceedings of the IEEE International Conference on Dependable Systems and Networks
.
12–21.
[18]
T. M. Austin. 1999. DIVA: A reliable substrate for deep submicron microarchitecture design. In
Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-32)
. 196–207.
[19]
Z. Purser, K. Sundaramoorthy, and E. Rotenberg. 2000. A study of slipstream processors. In
Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture
. 269–280.
[20]
M. W. Rashid, E. J. Tan, M. C. Huang, and D. H. Albonesi. 2005. Exploiting coarse-grain verification parallelism for power-efficient fault tolerance. In
Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques
.
315–325.
[21]
H. T. Li, C. Y. Chou, Y. T. Hsieh, W. C. Chu, and A. Y. Wu. 2017. Variation-aware reliable many-core system design by exploiting inherent core redundancy.
IEEE Trans.VLSI Syst.
25
,
10 (2017), 2803–2816.
[22]
X. Iturbe, B. Venu, J. Penton, and E. Ozer. 2017. A “high resilience” mode to minimize soft error vulnerabilities in ARM cortex-R CPU pipelines: Work-in-progress. In
Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems Companion
. 1–2.
[23]
S. Ainsworth and T. M. Jones. 2018. Parallel error detection using heterogeneous cores. In
Proceedings of the 48th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)
. 338–349.
[24]
L. Spainhower and T. A. Gregg. 1999. IBM S/390 parallel enterprise server G5 fault tolerance: A historical perspective.
IBM J. Res. Dev.
43
,
5.6 (1999), 863–873.
[25]
E. Rotenberg. 1999. AR-SMT: A Microarchitectural approach to fault tolerance in microprocessors. In
Proceedings of the 29th Annual International Symposium on Fault-Tolerant Computing
. 84–91.
[26]
S. K. Reinhardt and S. S. Mukherjee. 2000. Transient fault detection via simultaneous multithreading. In
Proceedings of the 27th International Symposium on Computer Architecture
. 25–36.
[27]
T. N. Vijaykumar, I. Pomeranz, and K. Cheng. 2002. Transient-fault recovery using simultaneous multithreading. In
Proceedings of the 29th Annual International Symposium on Computer Architecture
. 87–98.
[28]
M. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. 2003. Transient-fault recovery for chip multiprocessors. In
Proceedings of the 30th Annual International Symposium on Computer Architecture
. 98–109.
[29]
B. Huang, R. Sass, N. Debardeleben, and S. Blanchard. 2014. Harnessing unreliable cores in heterogeneous architecture: The PyDac programming model and runtime. In
Proceedings of the 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks
. 744–749.
[30]
APPLE A12X BIONIC Details. Retrieved from
https://www.apple.com/iPhone/iPhoneXS
[1 June 2018].
[31]
G. A. Kanawati, V. S. Nair, N. Krishnamurthy, and J. A. Abraham. 1996. Evaluation of integrated system-level checks for on-line error detection. In
Proceedings of the IEEE International Computer Performance and Dependability Symposium
. 292–301.
[32]
G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, and D. I. August. 2005. SWIFT: Software implemented fault tolerance. In
Proceedings of the International Symposium on Code Generation and Optimization
. 243–254.
[33]
Z. Liu, Z. Zhang, R. Xi, P. Zhu, and B. Ma. 2021.
SoK: A survey on redundant execution technology. In Proceedings of the International Conference on Advanced Computing and Endogenous Security
. 1–14.
[34]
Q. Shi and O. Khan. 2013. Toward holistic soft-error-resilient shared-memory multicores.
Computer
46, 10 (2013), 56–64.
[35]
L. D. Kounis (Ed.). 2023.
Quality Control - An Anthology of Cases
. IntechOpen. London, United Kingdom.
[36]
Y. Zhang, J. W. Lee, N. P. Johnson, and D. I. August. 2010. DAFT: Decoupled acyclic fault tolerance. In
Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques
. 87–98.
[37]
Q. Liu, C. Jung, D. Lee, and D. Tiwari. 2016. Compiler-directed soft error detection and recovery to avoid DUE and SDC via Tail-DMR.
ACM Trans. Embed. Comput. Syst.
16, 2 (2016), 1–26.
[38]
G. Upasani, X. Vera, and A. González. 2014. Avoiding core's due & sdc via acoustic wave detectors and tailored error containment and recovery.
ACM SIGARCH Comput. Arch. News
42
,
3 (2014), 37–48.
[39]
A. Mahmoud, R. Venkatagiri, K. Ahmed, S. Misailovic, D. Marinov, C. W. Fletcher, and S. V. Adve. 2019. Minotaur: Adapting software testing techniques for hardware errors. In
Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems
.
1087–1103
[40]
D. J. Sorin, M. M. Martin, M. D. Hill, and D. A. Wood. 2002. SafetyNet: Improving the availability of shared memory multiprocessors with global checkpoint/recovery. In
Proceedings of the 29th Annual International Symposium on Computer Architecture
. 123–134.
[41]
M. Prvulovic, Z. Zhang, and J. Torrellas. 2002. ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors.
ACM SIGARCH Comput. Arch. News
30
,
2 (2002), 111–122.
[42]
J. Nakano, P. Montesinos, K. Gharachorloo, and J. Torrellas. 2006. ReViveI/O: Efficient handling of I/O in highly-available rollback-recovery servers. In
Proceedings of the 12th International Symposium on High-Performance Computer Architecture
. 200–211.
[43]
I. Doudalis and M. Prvulovic. 2012. Euripus: A flexible unified hardware memory checkpointing accelerator for bidirectional-debugging and reliability. In
Proceedings of the 39th Annual International Symposium on Computer Architecture
. 261–272.
[44]
R. Agarwal, P. Garg, and J. Torrellas. 2011. Rebound: Scalable checkpointing for coherent shared memory. In
Proceedings of the 38th Annual International Symposium on Computer Architecture
. 53–164.
[45]
S. R. Sarangi, B. Greskamp, and J. Torrellas. 2006. Cadre: Cycle-accurate deterministic replay for hardware debugging. In
Proceedings of the International Conference on Dependable Systems and Networks
.
301–312.
[46]
X. W. Bartlett and B. Ball. 1998. Tandems approach to fault tolerance.
Tandem Syst
. 4, 1 (1998), 84–95.
[47]
M. L. Fair, C. R. Conklin, S. B. Swaney, P. J. Meaney, W. J. Clarke, L. C. Alves, I. N. Modi, F. Freier, W. Fischer, and N. E. Weber. 2004. Reliability, availability, and serviceability (RAS) of the IBM eServer z990.
IBM J. Res. Dev
.
48
,
3.4 (2004), 519–534.
[48]
N. Aggarwal, P. Ranganathan, N. P. Jouppi, and J. E. Smith. 2007. Configurable isolation: Building high availability systems with commodity multi-core processors.
ACM SIGARCH Comput. Arch. News
35
,
2 (2007), 470–481.
[49]
J. C. Smolens, B. T. Gold, J. Kim, B. Falsafi, J. C. Hoe, and A. G. Nowatzyk. 2004. Fingerprinting: Bounding soft-error detection latency and bandwidth.
ACM SIGOPS Operat. Syst. Rev.
38, 5 (2004), 224–234.
[50]
J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe. 2006. Reunion: Complexity-effective multicore redundancy. In
Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
. 223–234.
[51]
C. LaFrieda, E. Ipek, J. F. Martinez, and R. Manohar. 2007. Utilizing dynamically coupled cores to form a resilient chip multiprocessor. In
Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks
. 317–326.
[52]
K. Sundaramoorthy, Z. Purser, and E. Rotenberg. 2000. Slipstream processors: Improving both performance and fault tolerance.
ACM SIGPLAN Not.
35
,
11 (2000), 257–268.
[53]
P. Subramanyan, V. Singh, K. K. Saluja, and E. Larsson. 2009. Power-Efficient redundant execution for chip multiprocessors. In
Proceedings of the IEEE 3rd Workshop on Dependable and Secure Nano Computing Held in Conjunction with IEEE DSN
. 1–6.
[54]
P. Subramanyan, V. Singh, K. K. Saluja, and E. Larsson. 2010. Energy-Efficient redundant execution for chip multiprocessors. In
Proceedings of the 20th ACM Great Lakes Symposium on VLSI
. 143–146.
[55]
P. Subramanyan, V. Singh, K. K. Saluja, and E. Larsson. 2010. Energy-Efficient fault tolerance in chip multiprocessors using critical value forwarding. In
Proceedings of IEEE International conference on Dependable Systems and Networks
. 121–130.
[56]
S. Gopalakrishnan and V. Singh. 2017. REMORA: a hybrid low-cost soft-error reliable fault tolerant architecture. In
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT’17)
. 1–6.
[57]
J. Soman and T. M. Jones. 2017. High performance fault tolerance through predictive instruction re-execution. In
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT’17)
. 1–4.
[58]
S. Ainsworth and T. M. Jones. 2018. Parallel error detection using heterogeneous cores. In
Proceedings of the 48th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN’18)
. 338–349.
[59]
J. C. Smolens, J. Kim, J. C. Hoe, and B. Falsafi. 2004. Efficient resource sharing in concurrent error detecting superscalar microarchitectures. In
Proceedings of the 37th International Symposium on Microarchitecture (MICRO-37'04)
. 257–268.
[60]
X. Vera, J. Abella, J. Carretero, and A. González. 2010. Selective replication: A lightweight technique for soft errors.
ACM Trans. Comput. Syst.
27
,
4 (2010), 1–30.
[61]
S. Mukherjee. 2011.
Architecture Design for Soft Errors
. Morgan Kaufmann, Burlington, MA.
[62]
S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. 2002. Detailed design and evaluation of redundant multi-threading alternatives. In
Proceedings of the 29th Annual International Symposium on Computer Architecture
. IEEE, 99–110.
[63]
A. Parashar, A. Sivasubramaniam, and S. Gurumurthi. 2006. SlicK: slice-based locality exploitation for efficient redundant multithreading.
ACM SIGOPS Operat. Syst. Rev.
40
,
5 (2006), 95–105.
[64]
S. Kumar and A. Aggarwal. 2008. Speculative instruction validation for performance-reliability trade-off. In
Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture
. 405–414.
[65]
B. Huang, R. Sass, N. Debardeleben, and S. Blanchard. 2014. Harnessing unreliable cores in heterogeneous architecture: The PyDac programming model and runtime. In
Proceedings of the 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks
. 744–749.
[66]
M. A. Schuette and J. P. Shen. 1987. Processor control flow monitoring using signatured instruction streams.
IEEE Trans. Comput.
36
,
3 (1987), 264–276.
[67]
M. Namjoo. 1982. Techniques for concurrent testing of VLSI processor. In
Proceedings of the International Test Conference (ITC’82)
. 416–468.
[68]
K. Wilken and J. P. Shen. 1990. Continuous signature monitoring: low-cost concurrent detection of processor control errors.
IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst.
9
,
6 (1990), 629–641.
[69]
N. Oh, P. P. Shirvani, and E. J. McCluskey. 2002. Control-flow checking by software signatures.
IEEE Trans. Reliabil.
51, 1 (2002), 111–122.
[70]
N. Oh, P. P. Shirvani, and E. J. McCluskey. 2002. Error detection by duplicated instructions in super-scalar processors.
IEEE Trans. Reliabil.
51, 1 (2002), 63–75.
[71]
G. A. Reis, J. Chang, N. Vachharajani, S. S. Mukherjee, R. Rangan, and D. I. August. 2005. Design and evaluation of hybrid fault-detection systems. In
Proceedings of the 32nd International Symposium on Computer Architecture (ISCA'05)
. 148–159.
[72]
C. Wang, H. S. Kim, Y. Wu, and V. Ying. 2007. Compiler-managed software-based redundant multi-threading for transient fault detection. In
Proceedings of the International Symposium on Code Generation and Optimization (CGO'07)
. 244–258.
[73]
J. Chang, G. A. Reis, and D. I. August. 2006. Automatic instruction-level software-only recovery. In
Proceedings of the International Conference on Dependable Systems and Networks (DSN’06)
. 83–92.
[74]
Q. Liu, C. Jung, D. Lee, and D. Tiwari. 2016. Compiler-directed soft error detection and recovery to avoid DUE and SDC via Tail-DMR.
ACM Trans. Embed. Comput. Syst.
16
,
2 (2016), 1–26.
[75]
K. Mitropoulou, V. Porpodas, and T. M. Jones. 2016. COMET: Communication-optimized multi-threaded error-detection technique. In
Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems
. 1–10.
[76]
H. So, M. Didehban, Y. Ko, A. Shrivastava, and K. Lee. 2018. Expert: Effective and flexible error protection by redundant multithreading. In
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition
. 533–538.
[77]
H. So, M. Didehban, A. Shrivastava, and K. Lee. 2019. A software-level redundant multithreading for soft/hard error detection and recovery. In
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE’19)
. 1559–1562.
[78]
H. Wu, R. Guo, and Y. Hu. 2021. FERNANDO: A software transient fault tolerance approach for embedded systems based on redundant multi-threading.
IEEE Access
9 (2021), 67154--67166.
[79]
H. So, M. Didehban, Y. Ko, A. Shrivastava, and K. Lee. 2022. EXPERTISE: An effective software-level redundant multithreading scheme against hardware faults.
ACM Trans. Arch. Code Optimiz.
19, 4 (2022), 1–26.
[80]
B. Döbel, H. Härtig, and M. Engel. 2012. Operating system support for redundant multithreading. In
Proceedings of the 10th ACM International Conference on Embedded Software
. 83–92.
[81]
B. Döbel and H. Härtig. 2014. Can we put concurrency back into redundant multithreading? In
Proceedings of the 14th International Conference on Embedded Software
. 1–10.
[82]
S. Hukerikar, K. Teranishi, P. C. Diniz, and R. F. Lucas. 2018. Redthreads: An interface for application-level fault detection/correction through adaptive redundant multithreading.
Int. J. Parallel Program.
46 (2018), 225–251.
[83]
S. Hukerikar and R. F. Lucas. 2016. Rolex: Resilience-oriented language extensions for extreme-scale systems.
J. Supercomput.
72 (2016), 4662–4695.
[84]
S. Hukerikar, P. C. Diniz, R. F. Lucas, and K. Teranishi. 2014. Opportunistic application-level fault detection through adaptive redundant multithreading. In
Proceedings of the International Conference on High Performance Computing & Simulation (HPCS’14)
. 243–250.
[85]
Y. S. Chen and P. S. Chen. 2016. A software-based redundant execution programming model for transient fault detection and correction. In
Proceedings of the 45th International Conference on Parallel Processing Workshops (ICPPW’16)
. 66–71.
[86]
S. Arslan and O. Unsal. 2021. Efficient selective replication of critical code regions for SDC mitigation leveraging redundant multithreading.
J. Supercomput.
77, 12 (2021), 4130–14160.
[87]
R. Gong, K. Dai, and Z. Wang. 2008. Transient fault recovery on chip multiprocessor based on dual core redundancy and context saving. In
Proceedings of the 9th International Conference for Young Computer Scientists
. 148–153.
[88]
M. W. Rashid and M. C. Huang. 2008. Supporting highly-decoupled thread-level redundancy for parallel programs. In
Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture
. 393–404.
[89]
B. Greskamp and J. Torrellas. 2007. Paceline: Improving single-thread performance in nanoscale CMPs through core overclocking. In
Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques
. 213–224.
[90]
M. Didehban and A. Shrivastava. 2016. nZDC: A compiler technique for near zero silent data corruption. In
Proceedings of the 53rd Annual Design Automation Conference
. 1–6.
[91]
M. Didehban and A. Shrivastava. 2018. A compiler technique for processor-wide protection from soft errors in multithreaded environments.
IEEE Trans Reliabil.
67, 1 (2018), 249–263.
[92]
M. Didehban, H. So, P. Gali, A. Shrivastava, and K. Lee. 2024. Generic soft error data and control flow error detection by instruction duplication.
IEEE Trans. Depend. Secure Comput.
21, 1 (2024), 78–92.
[93]
F. Mavaddat and B. Parhami. 1988. URISC: the ultimate reduced instruction set computer.
Int. J. Electr. Eng. Educ.
25, 4 (1988), 327–334.
[94]
P. J. Nürnberg, U. K. Wiil, and D. L. Hicks. 2003. A grand unified theory for structural computing. In
Proceedings of the International Symposium on Metainformatics
. 1–16.
[95]
O. Mazonka and A. Kolodin. 2011. A simple multi-processor computer based on subleq. arXiv: 1106.2593. Retrieved from
https://arxiv.org/abs/1106.2593
[96]
A. Rajendiran. 2012. Reliable computing with ultra-reduced instruction set co-processors. In
Proceedings of the 49th Annual IEEE Design Automation Conference
. 697–702.
[97]
S. Ananthanarayan, S. Garg, and H. D. Patel. 2013. Low -cost permanent fault detection using ultra-reduced instruction set co-processors. In
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE’13)
. 933–938.
[98]
Venkatesha Shashikiran and Parthasarathi Ranjani. 2019. 32-Bit one instruction core: A low-cost, reliable, and fault-tolerant core for multicore systems.
J. Test. Eval.
47, 6 (2019), 3941–3962.
[99]
J. L. Hennessy and D. A. Patterson. 2011.
Computer Architecture: A Quantitative Approach
. Elsevier.
[100]
R. Kalayappan and S. R. Sarangi. 2013. A survey of checker architectures.
ACM Comput. Surv.
45, 4 (2013), 1–34.
[101]
H. Lee, J. Kim, J. Park, and S. Kang. 2023. STRAIT: Self-Test and Self-Recovery for AI accelerator.
IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst.
42, 9 (2023), 3092–3104.
[102]
S. Mittal and J. S. Vetter. 2015. A survey of techniques for modeling and improving reliability of computing systems.
IEEE Trans. Parallel Distrib. Syst.
27, 4 (2015), 1226–1238.
[103]
T. Li, J. A. Ambrose, R. Ragel, and S. Parameswaran. 2016. Processor design for soft errors: Challenges and state of the art.
ACM Comput. Surv.
49, 3 (2016), 1–44.
[104]
S. Alcaide, L. Kosmidis, C. Hernandez, and J. Abella. 2021. Achieving Diverse Redundancy for GPU Kernels.
IEEE Trans. Emerg. Top. Comput.
10, 2 (2021), 618–634.
[105]
I. Oz and S. Arslan. 2019. A survey on multithreading alternatives for soft error fault tolerance.
ACM Comput. Surv.
52, 2 (2019), 1–38.
[106]
S. Mittal. 2020. A survey on modeling and improving reliability of DNN algorithms and accelerators.
J. Syst. Arch.
104, C (2020), 101689.
[107]
S. Kundu, K. Basu, M. Sadi, T. Titirsha, S. Song, A. Das, and U. Guin. 2021. Special session: Reliability analysis for ML/AI hardware. arXiv: 2103.12166. Retrieved from
https://arxiv.org/abs/2103.12166
[108]
J. Postman and P. Chiang. 2012. A survey addressing on-chip interconnect: Energy and reliability considerations.
International Scholarly Research Notices
Article 916259 (2012), 9 pages.
[109]
J. Koomey, S. Berard, M. Sanchez, and H. Wong. 2010. Implications of historical trends in the electrical efficiency of computing.
IEEE Ann. Hist. Comput.
33, 3 (2010), 46–54.
[110]
M. Horowitz. 2014. Computing's energy problem (and what we can do about it). In
Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers
. 10–14.
[111]
R. Jeyapaul, F. Hong, A. Rhisheekesan, A. Shrivastava, and K. Lee. 2011. UnSync: A soft error resilient redundant multicore architecture. In
Proceedings of the International Conference on Parallel Processing
. 632–641.
[112]
S. Venkatesha and R. Parthasarathi. 2022. One shot system based reliability modelling and analysis for low-cost fault-tolerant computing system comprising of one instruction cores. In
Proceedings of the International Conference on Smart Generation Computing, Communication and Networking
. 1–9.
[113]
M. W. Rashid, E. J. Tan, M. C. Huang, and D. H. Albonesi. 2005. Exploiting coarse-grain verification parallelism for power-efficient fault tolerance. In
Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques
. 315–325.
[114]
N. Madan and R. Balasubramonian. 2007. Power efficient approaches to redundant multithreading.
IEEE Trans. Parallel Distrib. Syst.
18, 8 (2007), 1066–1079.
[115]
A. Meixner and D. J. Sorin. 2007. Error detection using dynamic dataflow verification. In
Proceedings of the International Conference on Parallel Architectures and Compilation Techniques
. 104–118.
[116]
W. Zhang, S. Gurumurthi, M. T. Kandemir, and A. Sivasubramaniam. 2003. ICR: In-Cache replication for enhancing data cache reliability. In
Proceedings of International Conference on Dependable Systems and Networks
. 291–300.
[117]
W. Zhang. 2005. Replication cache: A small fully associative cache to improve data cache reliability.
IEEE Trans. Comput
. 54, 12 (2005), 1547–1555.
[118]
M. Sugihara, T. Ishihara, and K. Murakami. 2007. Task scheduling for reliable cache architectures of multiprocessor systems. In
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition
. 1–6.
[119]
S. Kim. 2006. Area-efficient error protection for caches. In
Proceedings of the Design Automation & Test in Europe Conference
. 1–6.
[120]
S. S. Mukherjee, J. Emer, T. Fossum, and S. K. Reinhardt. 2004. Cache scrubbing in microprocessors: Myth or necessity? In
Proceedings of the 10th IEEE Pacific Rim International Symposium on Dependable Computing
. 37–42.
[121]
A. M. Saleh, J. J. Serrano, and J. H. Patel. 1990. Reliability of scrubbing recovery-techniques for memory systems.
IEEE Trans. Reliabil.
39, 1 (1990), 114–122.
[122]
V. Sridharan, H. Asadi, M. B. Tahoori, and D. Kaeli. 2006. Reducing data cache susceptibility to soft errors.
IEEE Trans. Depend. Secure Comput.
3, 4 (2006), 353–364.
[123]
L. Li, V. Degalahal, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. 2004. Soft error and energy consumption interactions: A data cache perspective. In
Proceedings of the International Symposium on Low Power Electronics and Design
. 132–137.
[124]
G. H. Asadi, V. Sridharan, M. B. Tahoori, and D. Kaeli. 2005. Balancing performance and reliability in the memory hierarchy. In
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software
. 269–279.
[125]
I. Kadayif and M. Kandemir. 2007. Modeling and improving data cache reliability.
ACM SIGMETRICS Perf. Eval. Rev.
35, 1 (2007), 12.
[126]
Y. Cai, M. T. Schmitz, A. Ejlali, B. M. Al-Hashimi, and S. M. Reddy. 2006. Cache size selection for performance, energy and reliability of time-constrained systems. In
Proceedings of the 2006 Asia and South Pacific Design Automation Conference
. 923–928.
[127]
R. Jeyapaul and A. Shrivastava. 2013. Enabling energy efficient reliability in embedded systems through smart cache cleaning.
ACM Trans. Design Autom. Electr. Syst.
18, 4 (2013), 1–25.
[128]
A. Hashmi, H. Berry, O. Temam, and M. Lipasti. 2011. Automatic abstraction and fault tolerance in cortical micro-architectures. In
Proceedings of the 38th Annual International Symposium on Computer Architecture
. 1–10.
[129]
A. Azizimazreah, Y. Gu, X. Gu, and L. Chen. 2018. Tolerating soft errors in deep learning accelerators with reliable on-chip memory designs. In
Proceedings of the IEEE International Conference on Networking, Architecture and Storage
. 1–10.
[130]
F. Libano, B. Wilson, J. Anderson, M. J. Wirthlin, C. Cazzaniga, C. Frost, and P. Rech. 2018. Selective hardening for neural networks in FPGAs.
IEEE Trans. Nuclear Sci.
66, 1 (2018), 216–222.
[131]
S. Eldridge and A. Joshi. 2015. Exploiting hidden layer modular redundancy for fault-tolerance in neural network accelerators. In
Proceedings of the Boston area ARChitecture (BARC) Workshop
.
[132]
H. R. Mahdiani, S. M. Fakhraie, and C. Lucas. 2012. Relaxed fault-tolerant hardware implementation of neural networks in the presence of multiple transient errors.
IEEE Trans. Neural Netw. Learn. Syst.
23, 8 (2012), 1215–1228.
[133]
M. Dimitrov, M. Mantor, and H. Zhou. 2009. Understanding software approaches for GPGPU reliability. In
Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units
. 94–104.
[134]
H. Jeon and M. Annavaram. 2012. Warped-DMR: Light-weight error detection for GPGPU. In
Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture
. 37–47.
[135]
J. Wadden, A. Lyashevsky, S. Gurumurthi, V. Sridharan, and K. Skadron. 2014. Real-world design and evaluation of compiler-managed GPU redundant multithreading.
ACM SIGARCH Computer Architecture News
42, 3 (2014), 73–84.
[136]
M. Gupta, D. Lowell, J. Kalamatianos, S. Raasch, V. Sridharan, D. Tullsen, and R. Gupta. 2017. Compiler techniques to reduce the synchronization overhead of gpu redundant multithreading. In
Proceedings of the 54th Annual Design Automation Conference
. 1–6.
[137]
C. Schorn, A. Guntoro, and G. Ascheid. 2018. Accurate neuron resilience prediction for a flexible reliability management in neural network accelerators. In
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE’18)
. 979–984.
[138]
F. F. dos Santos, L. Draghetti, L. Weigel, L. Carro, P. Navaux, and P. Rech. 2017. Evaluation and mitigation of soft-errors in neural network-based object detection in three GPU architectures. In
Proceedings of the 47th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’17)
. 169–176.
[139]
C. Lunardi, F. Previlon, D. Kaeli, and P. Rech. 2018. On the efficacy of ECC and the benefits of FinFET transistor layout for GPU reliability.
IEEE Trans. Nuclear Sci.
65, 8 (2018), 1843–1850.
[140]
H. Omar, Q. Shi, M. Ahmad, H. Dogan, and O. Khan. 2018. Declarative resilience: A holistic soft-error resilient multicore architecture that trades off program accuracy for efficiency.
ACM Trans. Embed. Comput. Syst.
17, 4 (2018), 1–27.
[141]
A. Mahmoud, S. K. S. Hari, M. B. Sullivan, T. Tsai, and S. W. Keckler. 2018. Optimizing software-directed instruction replication for gpu error detection. In
Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC’18)
. 842–854.
[142]
C. Kalra, F. Previlon, N. Rubin, and D. Kaeli. 2020. Armorall: Compiler-based resilience targeting GPU applications.
ACM Trans. Architecture and Code Optimization
17, 2 (2020), 1–24.
[143]
M. Lapedus. 2021. The Great Quantum Computing Race. Retrieved August 6, 2022, from
https://semiengineering.com/thegreat-quantum-computing-race/
[144]
E. Gibney. 2020. Quantum Computer Race Intensifies as Alternative Technology Gains Steam. Retrieved August 6, 2022 from
https://www.nature.com/articles/d41586-020-03237-w
[145]
E. Pednault, J. Gunnels, D. Maslov, and J. Gambetta. 2019. On Quantum Supremacy. (October 2019). Retrieved December 23, 2023 from
https://www.ibm.com/quantum/blog/on-quantum-supremacy
[146]
F. Arute, K. Arya, R. Babbush, D. Bacon, J. C. Bardin, R. Barends, R. Biswas, S. Boixo, F. G. Brandao, D. A. Buell, and B. Burkett. 2019. Quantum supremacy using a programmable superconducting processor.
Nature
574, 7779 (2019), 505–510.
[147]
J. F. Bobier, M. Langione, E. Tao, and A. Gourevitch. 2021.
What Happens When ‘If’ Turns to ‘When’ in Quantum Computing?
Boston Consulting Group.
[148]
A. Y. Kitaev. 1995. Quantum measurements and the Abelian stabilizer problem. arXiv:9511026. Retrieved from
https://arXiv.org/quant-ph/9511026
[149]
M. A. Nielsen and I. Chuang. 2002. Quantum computation and quantum information.
Am. J. Phys.
70, 5 (2002), 558–559.
[150]
P. W. Shor. 1994. Algorithms for quantum computation: Discrete logarithms and factoring. In
Proceedings 35th Annual Symposium on Foundations of Computer Science
. 124–134.
[151]
L. K. Grover. 1996. A fast quantum mechanical algorithm for database search. In
Proceedings of the 28th Annual ACM Symposium on Theory of Computing
. 212–219.
[152]
Y. Wu, W. S. Bao, S. Cao, F. Chen, M. C. Chen, X. Chen, T. H. Chung, H. Deng, Y. Du, D. Fan, and M. Gong. 2021. Strong quantum computational advantage using a superconducting quantum processor.
Phys. Rev. Lett.
127, 18 (2021), 180501.
[153]
M. Fellner, A. Messinger, K. Ender, and W. Lechner. 2022. Universal parity quantum computing.
Phys. Rev. Lett.
129, 18 (2022), 180503.
[154]
M. Akhtar, F. Bonus, F. R. Lebrun-Gallagher, N. I. Johnson, M. Siegele-Brown, S. Hong, S. J. Hile, S. A. Kulmiya, S. Weidt, and W. K. Hensinger. 2023. A high-fidelity quantum matter-link between ion-trap microchip modules.
Nat. Commun.
14, 1 (2023), 531.
[155]
Y. Kim, A. Eddins, S. Anand, K. X. Wei, E. Van Den Berg, S. Rosenblatt, H. Nayfeh, Y. Wu, M. Zaletel, K. Temme, and A. Kandala. 2023. Evidence for the utility of quantum computing before fault tolerance.
Nature
618, 7965 (2023), 500–505.
[156]
Y. Wang, S. Simsek, T. M. Gatterman, J. A. Gerber, K. Gilmore, D. Gresh, N. Hewitt, C. V. Horst, M. Matheny, T. Mengle, and B. Neyenhuis. 2023. Fault-tolerant one-bit addition with the smallest interesting colour code. arXiv:2309.09893. Retrieved from
https://arxiv.org/abs/2309.09893
[157]
W. Lechner, P. Hauke, and P. Zoller. 2015. A quantum annealing architecture with all-to-all connectivity from local interactions.
Sci. Adv.
1, 9 (2015), 1500838.
[158]
A. I. Lvovsky, B. C. Sanders, and W. Tittel. 2009. Optical quantum memory.
Nat. Photon
. 3, 12 (2009), 706–714.
[159]
X. Fu, M. A. Rol, C. C. Bultink, J. Van Someren, N. Khammassi, I. Ashraf, R. F. L. Vermeulen, J. C. De Sterke, W. J. Vlothuizen, R. N. Schouten, and C. G. Almudever. 2017. An experimental microarchitecture for a superconducting quantum processor. In
Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture
. 813–825.
[160]
X. Fu, L. Riesebos, M. A. Rol, J. Van Straten, J. Van Someren, N. Khammassi, I. Ashraf, R. F. L. Vermeulen, V. Newsum, K. K. L. Loh, and J. C. De Sterke. 2019. eQASM: An executable quantum instruction set architecture. In
Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA’19)
. 224–237.
[161]
IBM. 2018. IBMQ Backend Information. Retrieved November 1, 2018 from
https://github.com/Qiskit/ibmq-deviceinformation
[162]
S. A. Caldwell, N. Didier, C. A. Ryan, E. A. Sete, A. Hudson, P. Karalekas, R. Manenti, M. P. da Silva, R. Sinclair, E. Acala, and N. Alidoust. 2018. Parametrically activated entangling gates using transmon qubits.
Phys. Rev. Appl.
10, 3 (2018), 034050.
[163]
S. Debnath, N. M. Linke, C. Figgatt, K. A. Landsman, K. Wright, and C. Monroe. 2016. Demonstration of a small programmable quantum computer with atomic qubits.
Nature
536, 7614 (2016), 63–66.
[164]
P. Murali, N. M. Linke, M. Martonosi, A. J. Abhari, N. H. Nguyen, and C. H. Alderete. 2019. Full-stack, real-system quantum computer studies: Architectural comparisons and design insights. In
Proceedings of the 46th International Symposium on Computer Architecture
. 527–540.
[165]
IBM. 2018. IBM Qiskit. Retrieved August 5, 2018 from
https://qiskit.org/
[166]
Rigetti. 2018. PyQuil. Retrieved August 1, 2018 from
https://github.com/rigetticomputing/pyquil
[167]
Google. 2018. A Preview of Bristlecone, Google's New Quantum Processor. Retrieved August 05, 2018 from
https://ai.googleblog.com/2018/03/a-preview-of-bristlecone-googles-new.html
[168]
Y. Suzuki, T. Sugiyama, T. Arai, W. Liao, K. Inoue, and T. Tanimoto. 2022. Q3DE: A fault-tolerant quantum computer architecture for multi-bit burst errors by cosmic rays. In
Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)
. 1110–1125.
[169]
M. McEwen, L. Faoro, K. Arya, A. Dunsworth, T. Huang, S. Kim, B. Burkett, A. Fowler, F. Arute, J. C. Bardin, and A. Bengtsson. 2022. Resolving catastrophic error bursts from cosmic rays in large arrays of superconducting qubits.
Nat. Phys.
18, 1 (2022), 107–111.
[170]
D. Oliveira, E. Giusto, E. Dri, N. Casciola, B. Baheri, Q. Guan, B. Montrucchio, and P. Rech. 2022. Qufi: A quantum fault injector to measure the reliability of qubits and quantum circuits. In
Proceedings of the 52nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks
. 137–149.
[171]
Google Quantum AI. 2021. Exponential suppression of bit or phase errors with cyclic error correction.
Nature
595, 7876 (2021), 383–387.
[172]
H. Kukkonen, J. Rovamo, K. Tiippana, and R. Näsänen. 1993. Michelson contrast, RMS contrast and energy of various spatial stimuli at threshold.
Vision Res.
33, 10 (1993), 431–1436.
[173]
A. Peres. 1985. Reversible logic and quantum computers.
Phys. Rev. A
32, 6 (1985), 3266.
[174]
P. W. Shor. 1995. Scheme for reducing decoherence in quantum computer memory.
Phys. Rev. A
52, 4 (1995), R2493.
[175]
D. Gottesman. 1997. Stabilizer Codes and Quantum Error Correction. arXiv: 9705052. Retrieved from
https://arxiv.org/abs/quant-ph/9705052
[176]
W. Cai, Y. Ma, W. Wang, C. L. Zou, and L. Sun. 2021. Bosonic quantum error correction codes in superconducting quantum circuits.
Fundam. Res.
1, 1 (2021), 50–67.
[177]
D. Litinski. 2019. A game of surface codes: Large-scale quantum computing with lattice surgery.
Quantum
3 (2019), 128.
[178]
E. Dennis, A. Kitaev, A. Landahl, and J. Preskill. 2002. Topological quantum memory.
J. Math. Phys.
43, 9 (2002), 4452–4505.
[179]
D. Bacon. 2006. Operator quantum error-correcting subsystems for self-correcting quantum memories.
Phys. Re. A
73, 1 (2006), 012340.
[180]
D. Gottesman. 1996. Class of quantum error-correcting codes saturating the quantum Hamming bound.
Phys. Rev. A
54, 3 (1996), 1862.
[181]
A. Steane. 1996. Multiple-particle interference and quantum error correction.
Proc. Roy. Soc. Lond. Ser. A: Math. Phys. Eng. Sci.
452, 1954 (1996), 2551–2577.
[182]
E. Knill, R. Laflamme, R. Martinez, and C. Negrevergne. 2001. Benchmarking quantum computers: The five-qubit error correcting code.
Phys. Rev. Lett.
86, 25 (2001), 5811.
[183]
P. W. Shor. 1995. Scheme for reducing decoherence in quantum computer memory.
Phys. Rev. A
52, 4 (1995), R2493.
[184]
A. Holmes, M. R. Jokar, G. Pasandi, Y. Ding, M. Pedram, and F. T. Chong. 2020. NISQ+: Boosting quantum computing power by approximating quantum error correction. In
Proceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture
. 556–569.
[185]
Y. Ueno, M. Kondo, M. Tanaka, Y. Suzuki, and Y. Tabuchi. 2021. Qecool: On-line quantum error correction with a superconducting decoder for surface code. In
Proceedings of the 58th ACM/IEEE Design Automation Conference
. 451–456.
[186]
P. Das, C. A. Pattison, S. Manne, D. M. Carmean, K. M. Svore, M. Qureshi, and N. Delfosse. 2022. AFS: Accurate, fast, and scalable error-decoding for fault-tolerant quantum computers. In
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture
. 259–273.
[187]
Y. Ueno, M. Kondo, M. Tanaka, Y. Suzuki, and Y. Tabuchi. 2022. QULATIS: A Quantum Error Correction Methodology toward Lattice Surgery. In
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture
. 274–287.
[188]
P. Das, A. Locharla, and C. Jones. 2022. LILLIPUT: A lightweight low-latency lookup-table decoder for near-term Quantum error correction. In
Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems
. 541–553.
[189]
S. Vittal, P. Das, and M. Qureshi. 2023. Astrea: Accurate quantum error-decoding via practical minimum-weight perfect-matching. In
Proceedings of the 50th Annual International Symposium on Computer Architecture
. 1–16.
[190]
G. S. Ravi, J. M. Baker, A. Fayyazi, S. F. Lin, A. Javadi-Abhari, M. Pedram, and F. T. Chong. 2023. Better than worst-case decoding for quantum error correction. In
Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems
. 88–102.
[191]
Google Quantum AI. 2023. Suppressing quantum errors by scaling a surface code logical qubit.
Nature
614, 7949 (2023), 676–681.
[192]
S. Krinner, N. Lacroix, A. Remm, A. Di Paolo, E. Genois, C. Leroux, C. Hellings, S. Lazar, F. Swiadek, J. Herrmann, and G. J. Norris. 2022. Realizing repeated quantum error correction in a distance-three surface code.
Nature
605, 7911 (2022), 669–674.
[193]
S. Vittal, P. Das, and M. Qureshi. 2023. ERASER: Towards adaptive leakage suppression for fault-tolerant quantum computing. In
Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture
. 509–525.
[194]
J. Balkind, K. Lim, M. Schaffner, F. Gao, G. Chirkov, A. Li, A. Lavrov, T. M. Nguyen, Y. Fu, F. Zaruba, and K. Gulati. 2020. BYOC: A “bring your own core” framework for heterogeneous-ISA research. In
Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems
. 699–714.
[195]
N. Foutris, C. Kotselidis, and M. Luján. 2019. Simulating wear-out effects of asymmetric multicores at the architecture level. In
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
. 1–6.
[196]
A. Li, A. Ning, and D. Wentzlaff. 2023. Duet: Creating harmony between processors and embedded FPGAs. In
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture
. 745–758.
[197]
J. Leng, A. Buyuktosunoglu, R. Bertran, P. Bose, Q. Chen, M. Guo, and V. J. Reddi. 2020. Asymmetric resilience: Exploiting task-level idempotency for transient error recovery in accelerator-based systems. In
Proceedings of the IEEE International Symposium on High Performance Computer Architecture
. 44–57.
[198]
G. Papadimitriou and D. Gizopoulos. 2023. Avgi: Microarchitecture-driven, fast, and accurate vulnerability assessment. In
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture
. 935–948.
[199]
G. Papadimitriou and D. Gizopoulos. 2021. Demystifying the system vulnerability stack: Transient fault effects across the layers. In
Proceedings of the ACM/IEEE 48th Annual International Symposium on Computer Architecture
. 902–915.
[200]
A. Tyagi, Y. Gan, S. Liu, B. Yu, P. Whatmough, and Y. Zhu. 2022. Thales: Formulating and estimating architectural vulnerability factors for DNN accelerators. arXiv:2212.02649. Retrieved from
https://arxiv.org/abs/2212.02649
[201]
A. Chatzidimitriou, P. Bodmann, G. Papadimitriou, D. Gizopoulos, and P. Rech. 2019. Demystifying soft error assessment strategies on arm CPUs: Microarchitectural fault injection vs. neutron beam experiments. In
Proceedings of the 49th Annual IEEE/IFIP International Conference on Dependable Systems and Networks
. 26–38.
[202]
Z. Hussain, T. Znati, and R. Melhem. 2020. Enhancing reliability-aware speedup modelling via replication. In
Proceedings of the 50th Annual IEEE/IFIP International Conference on Dependable Systems and Networks
. 528–539.
[203]
D. Agiakatsikas, G. Papadimitriou, V. Karakostas, D. Gizopoulos, M. Psarakis, C. Belanger-Champagne, and E. Blackmore. 2023. Impact of voltage scaling on soft errors susceptibility of multicore server CPUs. In
Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture
. 957–971.
[204]
G. Papadimitriou and D. Gizopoulos. 2023. Silent data corruptions: Microarchitectural perspectives.
IEEE Trans. Comput.
72, 11 (2023), 3072–3085.
[205]
Y. Zhang and C. Jung. 2022. Featherweight soft error resilience for GPUs. In
Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture
. 245–262.
[206]
M. B. Sullivan, S. K. S. Hari, B. Zimmer, T. Tsai, and S. W. Keckler. 2018. SwapCodes: Error codes for hardware-software cooperative gpu pipeline error detection. In
Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture
. 762–774.
[207]
K. K. Raghunandana, B. K. S. V. L. Varaprasad, M. S. Reorda, and V. Singh. 2023. TREFU: An online error detecting and correcting fault tolerant GPGPU architecture. In
Proceedings of the IEEE 29th International Symposium on On-Line Testing and Robust System Design
. 1–7.
[208]
K. K. Raghunandana, B. K. S. V. L. Varaprasad, M. S. Reorda, and V. Singh. 2022. REFU: Redundant execution with idle functional units, fault tolerant GPGPU architecture. In
Proceedings of the IEEE Computer Society Annual Symposium on VLSI
. 394–397.
Cited By
View all- Singh S Kumar S Meena S Singh K Mishra S Zomaya A (2025) Quantum social network analysis: Methodology, implementation, challenges, and future directions Information Fusion 10.1016/j.inffus.2024.102808 117 (102808) Online publication date: May-2025
- Joshi H (2024) Quantum Computing in Health Informatics: Enhancing Disaster Preparedness The Rise of Quantum Computing in Industry 6.0 Towards Sustainability 10.1007/978-3-031-73350-5_7 (101-121) Online publication date: 14-Dec-2024
-
Reliability Measure of Hardware Redundancy Fault-Tolerant Digital Systems with Intermittent Faults
While significant results are available which allow estimation of reliability measure for systems with permanent faults, no generally applicable results are available for intermittent (transient) faults. Methods are presented here which allow ...
-
Susceptible Workload Evaluation and Protection using Selective Fault Tolerance
Low power fault tolerance design techniques trade reliability to reduce the area cost and the power overhead of integrated circuits by protecting only a subset of their workload or their most vulnerable parts. However, in the presence of faults not all ...
-
PLR: A Software Approach to Transient Fault Tolerance for Multicore Architectures
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point toward multicore designs, there is substantial interest in adapting such parallel hardware resources for transient ...
ACM Computing Surveys
Volume 56, Issue 11
November 2024
977 pages
EISSN:
1557-7341
DOI:
10.1145/3613686
- Editors:
-
David Atienza
Swiss Federal Institute of Technology Lausanne (EPFL), Switzerland
, -
Michela Milano
University of Bologna, Italy
-
View Citations2Total Citations
-
589Total Downloads
- Downloads (Last 12 months) 589
- Downloads (Last 6 weeks) 97
Reflects downloads up to 10 Dec 2024
Other Metrics
Citations
Cited By
View all- Singh S Kumar S Meena S Singh K Mishra S Zomaya A (2025) Quantum social network analysis: Methodology, implementation, challenges, and future directions Information Fusion 10.1016/j.inffus.2024.102808 117 (102808) Online publication date: May-2025
- Joshi H (2024) Quantum Computing in Health Informatics: Enhancing Disaster Preparedness The Rise of Quantum Computing in Industry 6.0 Towards Sustainability 10.1007/978-3-031-73350-5_7 (101-121) Online publication date: 14-Dec-2024
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
Media
Figures
Other
Tables
Share
Share
Affiliations
Shashikiran
Venkatesha
Department of Computer Science and Engineering, Dayananda Sagar University, Bangalore, India
Ranjani
Parthasarathi
Department of Information science and technology, Anna University College of Engineering Guindy, Chennai, India
Export Citations
Your Search Results Download Request
We are preparing your search results for download ...
We will inform you here when the file is ready.
Download now!
Your Search Results Download Request
Your file of search results citations is now ready.
Download now!
Your Search Results Download Request
Your search export query has expired. Please try again.
推荐文章
|
|
爱看球的海龟 · 星际争霸1-神族黑暗圣堂武士语音 | 晚花行乐 2 月前 |
|
|
失落的啄木鸟 · 单相单极性SPWM逆变电路的Simulink仿真实践 3 月前 |
|
|
深沉的烈马 · 亚光科技集团股份有限公司 4 月前 |