ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run. · Issue #900

link管理

链接快照平台

输入网页链接，自动生成快照
标签化管理网页链接

相关文章推荐

鼻子大的松鼠 · PenAir Credit Union· 8 月前 ·

帅呆的长颈鹿 · 数字媒体技术（互动媒体艺术） | 上海纽约大学· 1 年前 ·

刚分手的跑步机 · 《德语助手》德语智能输入法· 1 年前 ·

瘦瘦的柳树 · 禹州市区附近哪个宾馆住宿比较便宜· 1 年前 ·

眉毛粗的木瓜 · 实况足球2013按键说明及设置方法-红警之家手机版· 1 年前 ·

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement . We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

An error happend when I run make image . And I located at one sentence. It's because of float add and float multiply. Here is the detail of error.

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'a0/action_w/hls_action_0/grp_process_action_fu_141/grp_CONVOLUTION_LAYER_SW_fu_1074/hls_action_fadd_3dEe_U2/hls_action_ap_fadd_6_full_dsp_32_u' of type 'hls_action_ap_fadd_6_full_dsp_32' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'a0/action_w/hls_action_0/grp_process_action_fu_141/grp_CONVOLUTION_LAYER_SW_fu_1074/hls_action_fmul_3eOg_U3/hls_action_ap_fmul_3_max_dsp_32_u' of type 'hls_action_ap_fmul_3_max_dsp_32' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 2 Errors
It seems that the IP you are calling is not found in Xilinx library.
Can you confirm that during the make image flow, you have the 3 lines I have highlighted below with >> <<?
Are you using the latest master branch of the snap git?
Which Vivado release are you working with?
Are you trying to build an image with  make image using the HLS_decimal_mult action or are you using your own action code? If you could first try with the HLS_decimal_mult action, this would validate the entire process first.
(extract of the make image flow)
[CREATE SNAP IPs.....] done  10:11:55 Mon Sep 16 2019                                                         
[CREATE HLS IPs......] start 10:12:04 Mon Sep 16 2019                                                         
                        >>sourcing hls_action_ap_fmul_3_max_dsp_32_ip.tcl<<                                      
                        >>generating HLS IP hls_action_ap_fmul_3_max_dsp_32<<                                     
[CREATE HLS IPs......] done  10:12:21 Mon Sep 16 2019                                                         
[CREATE_FRAMEWORK....] start 10:12:30 Mon Sep 16 2019                                                         
                        setting up project settings                                                           
                        importing design files                                                                
                        importing IP    
                        adding SNAP IP fifo_513x512                                                           
                        adding SNAP IP fifo_10x512                                                            
                        adding SNAP IP fifo_8x512                                                             
                        adding SNAP IP fifo_4x512                                                             
                        >>adding HLS Action IP hls_action_ap_fmul_3_max_dsp_32<<                                  
                        importing CAPI BSP (xcix)                                                             
                        importing XDCs                                                                                
FYI as a test to confirm the entire flow on this specific point, I have just reran successfully the entire make image process with the HLS_decimal_mult action and with the latest snap release using Vivado 2018.2.